DESCRIPTION

The A25CM01 is electrically erasable programmable memory (EEPROM) organized as 131072 x 8 bits, accessed through the SPI bus.

The A25CM01 can operate with a supply range from 2.8V to 5.5V.

The A25CM01 offers an additional page, named the Identification Page (256 bytes). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.

The A25CM01 is available in SOP8, CSP8 Packages.


ORDERING INFORMATION

Package Type	Part Number		
SOP8	M8	A25CM01M8R-YZ	
SPQ: 2,500/Reel	IVIO	A25CM01M8VR-YZ	
CSP8	<u> </u>	A25CM01G8R-YZ	
SPQ: 3,000pcs/Reel	G8	A25CM01G8VR-YZ	
	Y= Spe	eed	
	2=2MHz		
	5=5MHZ		
	Z: Temperature:		
Note	A : -40	°C to +85°C	
	B : -40°C to +105°C		
	C: -40°C to +125°C		
	V: Halogen free Package		
	R: Tape & Reel		
AiT provides all RoHS	Complia	nt Products	

FEATURES

- Serial Peripheral Interface (SPI) data transfer protocol
- Memory array:
 - 1M bits (128 Kbytes) of EEPROM
 - Page size: 256 bytes
 - Additional Write lockable page
- Single supply voltage and high speed:
 - A25CM01-2 2MHz (2.8V 5.5V)
 - A25CM01-5 5MHz (2.8V 5.5V)
- Random and sequential Read modes
- Write:
 - Write within 8 ms
 - Partial Page Writes Allowed
- Write Protect: quarter, half or whole memory array
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Enhanced ESD/Latch-up protection
 - HBM 8000V

PIN DESCRIPTION



ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
Storage Temperature	-65 to +150	ů
Voltage on any Pin with Respect to Ground (1)	-0.5 to +6.5	٧
ESD (HBM)	8000	V

Stresses above may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(1) The DC input voltage on any pin should not be lower than -0.5 V or higher than VCC + 0.5 V. During transitions, the voltage on any pin may overshoot to no less than -1.5 V or overshoot to no more than VCC + 1.5 V, for periods of less than 20 ns.

RELIABILITY CHARACTERISTICS (4)

Parameter	Symbol	Min.	Unit
Endurance	N _{END (2)(3)}	1000,000	ms
Data Retention	TR	100	Years

⁽²⁾ Page Mode, V_{CC} = 5V, 25°C.


- (3) The A25CM01 uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when a single byte has to be written, 4 bytes (including the ECC bits) are re-programmed. It is recommended to write by multiple of 4 bytes located at addresses 4N, 4(N+1), 4(N+2), 4(N+3), in order to benefit from the maximum number of write cycles.
- (4)These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

POWER-UP TIMING (7) (8)

Parameter	Symbol *	Min.	Unit
Power-up to Read / Write Operation	tpur, tpuw	0.1	ms

^{*}tpur and tpuw are the delays required from the time Vcc is stable until the specified operation can be initiated.

BUS TIMING



DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.8V to 5.5V, unless otherwise specified.

A25CM01-A	T _A =-40°C to +85°C	
A25CM01-B	T _A =-40°C to +105°C	V _{CC} = +2.8V to +5.5V
A25CM01-C	T _A =-40°C to +125°C	

Parameter	Symbol	Conditions	Min.	Max.	Unit
Supply Current		Read, S _O open		3	m ^
(Read Mode)	I _{CCR}	2.8 V < V _{CC} < 5.5 V		3	mA
Supply Current	la avv	Write, CS = Vcc		3	mΛ
(Write Mode)	Iccw	2.8 V < V _{CC} < 5.5 V		o	mA
Standby Current	I _{SB1} (5)	V_{IN} = GND or V_{CC} , \overline{CS} = V_{CC} , \overline{WP} = V_{CC} , \overline{HOLD} = V_{CC} , V_{CC} = 5.5 V		5	μΑ
Standby Current	I _{SB2} (5)	$V_{IN} = GND \text{ or } V_{CC},$ $\overline{CS} = V_{CC}, \overline{WP} = GND,$ $\overline{HOLD} = GND, V_{CC} = 5.5V$		5	μΑ
Input Leakage Current	ΙL	V _{IN} = GND or V _{CC}		± 2	μΑ
Output Leakage Current	I _{LO}	\overline{CS} = V _{CC} VOUT = GND or V _{CC}		± 2	μΑ
Input Low Voltage	V _{IL1}	V _{CC} ≥ 2.8V	-0.45	0.3 V _{CC}	V
Input High Voltage	VI _{H1}	Vcc ≥ 2.8 V	0.7 V _{CC}	V _{CC} +1	V
Output Low Voltage	V _{OL1}	V _{CC} ≥ 2.8 V, I _{OL} = 3.0 mA		0.4	٧
Output High Voltage	V _{ОН1}	V _{CC} ≥ 2.8 V, I _{OH} = −1.6 mA	0.8 V _{CC}		V

⁽⁵⁾ When not driven, the WF and HOLD inputs are pulled up to V_{CC} internally. For noisy environments, when the pin is not used, it is recommended the WF and HOLD input to be tied to V_{CC}, either directly or through a resistor.

AC ELECTRICAL CHARACTERISTICS

V_{CC} = 2.8V to 5.5V, unless otherwise specified. ⁽⁶⁾

A25CM01-A	T _A =-40°C to +85°C	
A25CM01-B	T _A =-40°C to +105°C	V_{CC} = +2.8V to +5.5V
A25CM01-C	T _A =-40°C to +125°C	

Parameter	Symbol	Min.	Max.	Units
Clock Frequency	fscк	DC	5	MHz
Data Setup Time	tsu	20		ns
Data Hold Time	tн	20		ns
SCK High Time	twн	75		ns
SCK Low Time	t _{WL}	75		ns
HOLD to Output Low Z	tız		50	ns
Input Rise Time	t _{RI} (7)		2	μs
Input Fall Time	t _{FI} (7)		2	μs
HOLD Setup Time	t _{HD}	0		ns
HOLD Hold Time	t _{CD}	10		ns
Output Valid from Clock Low	t _V		75	ns
Output Hold Time	tно	0		ns
Output Disable Time	t _{DIS}		50	ns
HOLD to Output High Z	tнz		100	ns
CS High Time	tcs	80		ns
CS Setup Time	t _{CSS}	60		ns
CS Hold Time	tсsн	60		ns
CS Inactive Setup Time	tcns	60		ns
CS Inactive Hold Time	t _{CNH}	60		ns
WP Setup Time	twps	20		ns
WP Hold Time	twpн	20		ns
Write Cycle Time	t _{WC} (8)		8	ms

(6) AC Test Conditions:

Input Pulse Voltages: 0.3 V_{CC} to 0.7 V_{CC}


Input rise and fall times: ≤ 10 ns

Input and output reference voltages: 0.5 VCC

Output load: current source IoL max/IoH max; CL = 30 pF

- (7) This parameter is tested initially and after a design or process change that affects the parameter.
- (8) two is the time from the rising edge of CS after a valid write sequence to the end of the internal write cycle.

BLOCK DIAGRAM



A25CM01 MEMORY EEPROM 1M BITS (131072x8) SPI BUS

DETAILED INFORMATION

Serial Data Input (S_I)

The SPI Serial data input (S_I) is used to serially receive write instructions, addresses or data to the device on the rising edge of the Serial Clock (S_{CK}) input pin.

Serial Data Output (So)

The SPI Serial data output (S_O) is used to read data or status from the device on the falling edge of CLK. Serial Clock (S_{CK}): The SPI Serial Clock Input (S_{CK}) pin provides the timing for serial input and output operations.

Chip Select (CS)

The SPI Chip Select ($\overline{\text{CS}}$) pin enables and disables device operation. When ($\overline{\text{CS}}$) is high, the device is deselected and the Serial Data Output (So) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal write cycle is in progress. When ($\overline{\text{CS}}$) is brought low, the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, ($\overline{\text{CS}}$) must transition from high to low before a new instruction will be accepted.

Hold (HOLD)

The $\overline{\text{HOLD}}$ pin allows the device to be paused while it is actively selected. When $\overline{\text{HOLD}}$ is brought low, while $\overline{\text{CS}}$ is low, the So pin will be at high impedance and Signals on the S_I and S_{CK} pins will be ignored (don't care). When $\overline{\text{HOLD}}$ is brought high, device operation can resume. The $\overline{\text{HOLD}}$ function can be useful when multiple devices are sharing the same SPI signals. The $\overline{\text{HOLD}}$ pin is active low.


Write Protect (WP)

The Write Protect (\overline{WP}) pin is used in conjunction with the Status Register Write Disable (SRWD) Bit to prevent the Status Registers from being written. Write Protect (\overline{WP}) pin and Status Register Write Disable (SRWD) Bit enable the device to be put in the Hardware Protected mode (when Status Register Write Disable (SRWD) Bit is set to 1, and Write Protect (\overline{WP}) pin is driven low).

FUNCTIONAL DESCRIPTION

The A25CM01 supports the Serial Peripheral Interface (SPI) bus protocol, modes (0,0) and (1,1). The A25CM01 contains an 8-bit instruction register. The instruction set and associated op-codes are listed in Table 1. Reading data stored in the A25CM01 is accomplished by simply providing the READ command and an address. Writing to the A25CM01, in addition to a WRITE command, address and data, also requires enabling the device for writing by first setting certain bits in a Status Register, as will be explained later. After a high to low transition on the CS input pin, the A25CM01 will accept any one of the six instruction

op-codes listed in Table 1 and will ignore all other possible 8-bit combinations. The communication protocol



The A25CM01 features an additional Identification Page (256 bytes) which can be accessed for Read and Write operations when the IPL bit from the Status Register is set to "1". The user can also choose to make the Identification Page permanent write protected by setting the LIP bit from the Status Register (LIP="1").

Table 1

Instruction	Opcode	Operation	
WREN	0000 0110	Enable Write Operations	
WRDI	0000 0100	Disable Write Operations	
RDSR	0000 0101	Read Status Register	
WRSR	0000 0001	Write Status Register	
READ	0000 0011	Read Data from Memory	
WRITE	0000 0010	Write Data to Memory	
RDID	1000 0011	Read identification page	
WRID	1000 0010	Write identification page	
RDLS	1000 0011	Reads the identification page lock status	
LID	1000 0010	Locks the identification page in read-only mode	

1. Status Register

The Status Register, as shown in Table 2, contains a number of status and control bits.

Table 2

7	6	5	4	3	2	1	0
SRWD	0	0	0	BP1	BP0	WEL	READY

READY: The **READY** bit indicates whether the device is busy with a write operation. This bit is automatically set to 1 during an internal write cycle, and reset to 0 when the device is ready to accept commands. For the host, this bit is read only.

BP0,BP1: The BP0 and BP1 (Block Protect) bits determine which blocks are currently write protected. They are set by the user with the WRSR command and are non-volatile. The user is allowed to protect a quarter, one half or the entire memory, by setting these bits according to Table 3. The protected blocks then become read-only.

Table 3

Status Reg	Status Register Bits		Protection
BP1	BP1	Array Address Protected	Protection
0	0	None	No Protection
0	1	18000h-1FFFFh	Quarter Array Protection
1	0	10000h-1FFFFh	Half Array Protection
1	1	00000h-1FFFFh	Full Array Protection

SRWD: The SRWD (Status Register Write Disable) bit acts as an enable for the **WP** pin. Hardware write protection is enabled when the **WP** pin is low and the SRWD bit is 1. This condition prevents writing to the status register and to the block protected sections of memory. While hardware write protection is active, only the non-block protected memory can be written. Hardware write protection is disabled when the WP pin is high or the SRWD bit is 0. The SRWD bit, **WP** pin and WEL bit combine to either permit or inhibit Write operations, as detailed in Table 4.

Table 4


SRWD	WP	WEL	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Writable
Х	Hight	0	Protected	Protected	Protected
Х	Hight	1	Protected	Writable	Writable

2. Write Operations

The A25CM01 device powers up into a write disable state. The device contains a Write Enable Latch (WEL) which must be set before attempting to write to the memory array or to the status register. In addition, the address of the memory location(s) to be written must be outside the protected area, as defined by BP0 and BP1 bits from the status register.

Write Enable and Write Disable: The internal Write Enable Latch and the corresponding Status Register WEL bit are set by sending the WREN instruction to the A25CM01. Care must be taken to take the \overline{CS} input high after the WREN instruction, as otherwise the Write Enable Latch will not be properly set. WREN timing is illustrated in Fig 2. The WREN instruction must be sent prior to any WRITE or WRSR instruction.


Fig 2



(Note: Dashed Line =mode (1,1)


The internal write enable latch is reset by sending the WRDI instruction as shown in Fig 3. Disabling write operations by resetting the WEL bit, will protect the device against inadvertent writes.

Fig 3



Byte Write: Once the WEL bit is set, the user may execute a write sequence, by sending a WRITE instruction, a 24-bit address and a data byte as shown in Fig 4. Only 17 significant address bits are used by the A25CM01. The rest are don't care bits, as shown in Table 5. Internal programming will start after the low to high $\overline{\text{CS}}$ transition. During an internal write cycle, all commands, except for RDSR (Read Status Register) will be ignored. The $\overline{\text{READY}}$ bit will indicate if the internal write cycle is in progress ($\overline{\text{READY}}$ high), or the device is ready to accept commands ($\overline{\text{READY}}$ low).

Fig 4




Please check the Byte Address Table 5.

(Note: Dashed Line =mode (1,1)

Page Write: After sending the first data byte to the A25CM01, the host may continue sending data, up to a total of 256 bytes, according to timing shown in Fig 5. After each data byte, the lower order address bits are automatically incremented, while the higher order address bits (page address) remain unchanged. If during this process the end of page is exceeded, then loading will "roll over" to the first byte in the page, thus possibly overwriting previously loaded data. Following completion of the write cycle, the A25CM01 is automatically returned to the write disable state.


Fig 5



Please check the Byte Address Table 5.

Write Identification Page: The additional 256-byte Identification Page (IP) (256 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Writing this page is achieved with the Write Identification Page instruction, according to timing shown in Fig 6. Address bit A10 must be 0, upper address bits are Don't Care, the lower address bits [A7:A0] address bits define the byte address inside the identification page. The byte address must not exceed the 256-byte page boundary.

Fig 6



Please check the Byte Address Table 5.

(Note: Dashed Line =mode (1,1)


Table 5

Device	Address Significant Bits	Address Don't Care Bits	# Address Clock Pulses
Main Memory Array	A16 - A0	A23 – A17	24
Identification Page	A7 - A0	A23 – A8	24

Write Status Register (WRSR)

The Status Register is written by sending a WRSR instruction according to timing shown in Fig 7. Only bits 2, 3, 4, 5, 6 and 7 can be written using the WRSR command.

Fig 7




Please check the Byte Address Table 5.

Lock Identification Page: The Lock ID instruction permanently locks the Identification Page in read-only mode. Before this instruction can be accepted, a Write Enable (WREN) instruction must have been executed. Lock Identification page is achieved with the Write Identification Page instruction, according to timing shown in Fig 8. Address bit A10 must be 1, all other address bits are Don't Care. The data bit1 must be"1", other bits don't care.

The instruction is discarded, and is not executed, under the following conditions:

- If a Write cycle is already in progress,
- If the Block Protect bits (BP1,BP0) = (1,1),
- If a rising edge on Chip Select (CS) happens outside of a byte boundary.

Fig 8




Please check the Byte Address Table 5.

(Note: Dashed Line =mode (1,1)

Write Protection: The Write Protect (WF) pin can be used to protect the Block Protect bits BP0 and BP1 against being inadvertently altered. When WF is low and the SRWD bit is set to "1", write operations to the Status Register are inhibited. WF going low while \overline{CS} is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, WF going low will have no effect on any write operation to the Status Register. The WF pin function is blocked when the SRWD bit is set to "0". The WF input timing is shown in Fig 9.


Fig 9



3. Read Operations

Read from Memory Array: To read from memory, the host sends a READ instruction followed by a 24-bit address (see Table 4 for the number of significant address bits). After receiving the last address bit, the A25CM01 will respond by shifting out data on the SO pin (as shown in Fig 10). Sequentially stored data can be read out by simply continuing to run the clock. The internal address pointer is automatically incremented to the next higher address as data is shifted out. After reaching the highest memory address, the address counter "rolls over" to the lowest memory address, and the read cycle can be continued indefinitely. The read operation is terminated by taking $\overline{\text{CS}}$ high.

Fig 10




Please check the Byte Address Table 5.

(Note: Dashed Line =mode (1,1)

Read Identification Page Lock Status: To read Identification Page Lock status, the host simply sends a RDLS command, according to timing shown in Fig 11. The address bit A10 must be 1, all other address bits are Don't Care. The Lock bit is the bit0 of the byte read on the SO pin. It is at "1" when the lock is active and at "0" when the lock is not active. The same date byte may be read at any time, including during an internal write cycle.

Fig 11




Please check the Byte Address Table 5.

Read Status Register (RDSR)

To read the status register, the host simply sends a RDSR command. After receiving the last bit of the command, the A25CM01 will shift out the contents of the status register on the SO pin (Fig 12). The status register may be read at any time, including during an internal write cycle.

Fig 12




(Note: Dashed Line =mode (1,1)

4. Hold Operation

The HOLD input can be used to pause communication between host and A25CM01. To pause, HOLD must be taken low while SCK is low (Figure 10). During the hold condition the device must remain selected (Slow). During the pause, the data output pin (SO) is tri-stated (high impedance) and SI transitions are ignored. To resume communication, HOLD must be taken high while SCK is low.

Fig 13



A25CM01

MEMORY EEPROM
1M BITS (131072x8) SPI BUS

5. Design Considerations

The A25CM01 device incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after VCC exceeds the POR trigger level and will power down into Reset mode when VCC drops below the POR trigger level. This bi–directional POR behavior protects the device against 'brown–out' failure following a temporary loss of power. The A25CM01 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued prior to any writes to the device.

After power up, the \overline{CS} pin must be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write, the device goes into a write disable mode. The \overline{CS} input must be set high after the proper number of clock cycles to start the internal write cycle. Access to the memory array during an internal write cycle is ignored and programming is continued. Any invalid op-code will be ignored and the serial output pin (S_O) will remain in the high impedance state.

RELIABILITY CHARACTERISTICS (4)

Parameter	Symbol	Min.	Unit
Endurance	N _{END (2)(3)}	1000,000	ms
Data Retention	TR	100	Years


⁽²⁾ Page Mode, $V_{CC} = 5V$, $25^{\circ}C$.


⁽³⁾ The A25CM01 uses ECC (Error Correction Code) logic with 6 ECC bits to correct one bit error in 4 data bytes. Therefore, when a single byte has to be written, 4 bytes (including the ECC bits) are re-programmed. It is recommended to write by multiple of 4 bytes located at addresses 4N, 4(N+1), 4(N+2), 4(N+3), in order to benefit from the maximum number of write cycles.


⁽⁴⁾These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

PACKAGE INFORMATION

Dimension in SOP8 (Unit: mm)









Symbol	Min	Nom	Max
Α	1.35	1	1.75
A1	0.10	-	0.23
В	0.39	1	0.48
С	0.21	1	0.26
D	4.70	4.90	5.10
E1	3.70	3.90	4.10
E	5.80	6.00	6.20
е	1.27BSC		
L	0.50	-	0.80
Ф	0"	-	8"


Dimension in CSP8 (Unit: mm)



TOP VIEW (MARK SIDE)



BOTTOM VIEW (BALL SIDE)



Symbol	Min	Nom	Max
Α	0.490	0.540	0.590
A1	0.150	0.190	0.215
A2	0.325	0.350	0.375
D	2.080	2.100	2.120
e 1	1.200 BSC		
E	2.86	2.880	2.900
e 2	2.100 BSC		
b	0.240	0.270	0.300
G	0.500BSC		
е	1.000BSC		
Н	0.390 REF		
F	0.550 REF		
J	0.200 REF		

A25CM01

MEMORY EEPROM
1M BITS (131072x8) SPI BUS

IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc. integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.