



DESCRIPTION

AM7408 is available in a DFN8 (3x3) package.

FEATURES

- 30V/23A,
 $R_{DS(ON)} = 21m\Omega(\text{max.}) @ V_{GS} = 10V$
 $R_{DS(ON)} = 30m\Omega(\text{max.}) @ V_{GS} = 4.5V$
- Provide Excellent $Q_{gd} \times R_{DS(ON)}$
- Reliable and Rugged
- 100% UIS Tested
- Available in a DFN8 (3x3) package.


ORDERING INFORMATION

Package Type	Part Number	
DFN8(3x3)	J8	AM7408J8R
SPQ: 3,000pcs/ Reel		AM7408J8VR
Note	V: Halogen free Package R: Tape & Reel	
AiT provides all RoHS products		

APPLICATION

- Power Management in Notebook Computer, Portable Equipment and Battery Powered Systems.


PIN DESCRIPTION



N-Channel MOSFET



PIN DESCRIPTION



Top View

Pin #	Symbol	Function
1	S	Source
2	S	Source
3	S	Source
4	G	Gate
5	D	Drain
6	D	Drain
7	D	Drain
8	D	Drain



ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted

V_{DSS} , Drain-Source Voltage		30V
V_{GSS} , Gate-Source Voltage		$\pm 20\text{V}$
I_D ^{NOTE1} , Continuous Drain Current ($V_{GS}=10\text{V}$)	$T_A=25^\circ\text{C}$	7A
	$T_A=70^\circ\text{C}$	5.6A
I_{DM} ^{NOTE1} , Pulsed Drain Current ($V_{GS}=10\text{V}$)		28A
I_D ^{NOTE3} , Continuous Drain Current ($V_{GS}=10\text{V}$)	$T_c=25^\circ\text{C}$	23A
	$T_c=70^\circ\text{C}$	19A
I_S ^{NOTE1} , Diode Continuous Forward Current		1.5A
I_{AS} ^{NOTE2} , Avalanche Current, Single pulse	$L=0.5\text{mH}$	7A
E_{AS} ^{NOTE2} , Avalanche Energy, Single pulse	$L=0.5\text{mH}$	12.25mJ
T_J , Maximum Junction Temperature		150°C
T_{STG} , Storage Temperature Range		-55°C~150°C
P_D ^{NOTE1} , Maximum Power Dissipation	$T_A=25^\circ\text{C}$	1.56W
	$T_A=70^\circ\text{C}$	1W
P_D ^{NOTE3} , Maximum Power Dissipation	$T_c=25^\circ\text{C}$	17.8W
	$T_c=70^\circ\text{C}$	11.4W
$R_{\theta JA}$ ^{NOTE1} , Thermal Resistance-Junction to Ambient	$t \leq 10\text{s}$	50°C/W
	Steady State	80°C/W
$R_{\theta JC}$ ^{NOTE3} , Thermal Resistance-Junction to Case	Steady State	7°C/W

Stress beyond above listed "Absolute Maximum Ratings" may lead permanent damage to the device. These are stress ratings only and operations of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE1: Surface Mounted on 1in² pad area, $t \leq 10\text{sec}$.

NOTE2: UIS tested and pulse width limited by maximum junction temperature 150°C (initial temperature $T_J=25^\circ\text{C}$).

NOTE3: The power dissipation P_D is based on $T_{J(MAX)} = 150^\circ\text{C}$, and it is useful for reducing junction-to-case thermal resistance ($R_{\theta JC}$) when additional heat sink is used.



ELECTRICAL CHARACTERISTICS

$T_A = 25^\circ\text{C}$, unless Otherwise Noted

Parameter	Symbol	Conditions	Min	Typ.	Max	Units
Static Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{DS}}=250\mu\text{A}$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=24\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	1	μA
		$\text{T}_J=85^\circ\text{C}$			30	
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{DS}}=250\mu\text{A}$	1.5	1.8	2.5	V
Gate Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm 20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Drain-Source On-state Resistance	$\text{R}_{\text{DS}(\text{ON})}$ NOTE4	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{DS}}=8\text{A}$	-	17	21	$\text{m}\Omega$
		$\text{T}_J=125^\circ\text{C}$	-	25.5	-	
		$\text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{DS}}=5\text{A}$	-	23	30	
Diode Characteristics						
Diode Forward Voltage	V_{SD} NOTE4	$\text{I}_{\text{SD}}=1\text{A}, \text{V}_{\text{GS}}=0\text{V}$	-	0.75	1.1	V
Reverse Recovery Time	t_{rr} NOTE5	$\text{I}_{\text{SD}}=8\text{A}, \frac{d\text{I}_{\text{SD}}}{dt}=100\text{A}/\mu\text{s}$	-	12	-	ns
Charge Time	t_{a}		-	6.2	-	
Discharge Time	t_{b}		-	5.8	-	
Reverse Recovery Charge	Q_{rr} NOTE5		-	3.7	-	
Dynamic Characteristics NOTE5						
Gate Resistance	R_{G}	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=0\text{V}, f=1\text{MHz}$	1	1.5	3	Ω
Input Capacitance	C_{iss}	$\text{V}_{\text{GS}}=0\text{V}, \text{V}_{\text{DS}}=15\text{V}, \text{Frequency}=1.0\text{MHz}$	300	415	550	pF
Output Capacitance	C_{oss}		50	70	100	
Reverse Transfer Capacitance	C_{rss}		30	40	60	
Turn-on Delay Time	$\text{t}_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=15\text{V}, \text{R}_{\text{L}}=15\Omega, \text{I}_{\text{DS}}=1\text{A}, \text{V}_{\text{GEN}}=10\text{V}, \text{R}_{\text{G}}=6\Omega$	-	5.5	9	ns
Turn-on Rise Time	t_{r}		-	9	18	
Turn-off Delay Time	$\text{t}_{\text{d}(\text{off})}$		-	14	25	
Turn-off Fall Time	t_{f}		-	3.6	7	
Gate Charge Characteristics NOTE5						
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=15\text{V}, \text{V}_{\text{GS}}=4.5\text{V}, \text{I}_{\text{DS}}=8\text{A}$	-	8	13	nC
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=15\text{V}, \text{V}_{\text{GS}}=10\text{V}, \text{I}_{\text{DS}}=8\text{A}$	-	3.8	5.5	
Threshold Gate Charge	Q_{gth}		-	0.4	0.7	
Gate-Source Charge	Q_{gs}		-	1.1	1.8	
Gate-Drain Charge	Q_{gd}		-	1.6	2.1	


NOTE4: Pulse test; pulse width ≤ 300 ms, duty cycle $\leq 2\%$.

NOTE5: Guaranteed by design, not subject to production testing.




TYPICAL CHARACTERISTICS


1. Power Dissipation




3. Safe Operation Area




5. Power Dissipation




2. Drain Current



4. Thermal Transient Impedance




6. Drain Current







7. Safe Operation Area




9. Output Characteristics




11. Gate-Source On Resistance




8. Thermal Transient Impedance



10. Drain-Source On Resistance




12. Gate Threshold Voltage







13. Drain-Source On Resistance




15. Capacitance




17. Transfer Characteristics



14. Source-Drain Diode Forward





16. Gate Charge







DETAILED INFORMATION

Avalanche Test Circuit and Waveforms




Switching Time Test Circuit and Waveforms






PACKAGE INFORMATION

Dimension in DFN8(3x3) Package (Unit: mm)



RECOMMENDED LAND PATTERN



Symbol	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	0.80	1.00	0.031	0.039
A1	0.00	0.05	0.000	0.002
A3	0.10	0.25	0.004	0.010
b	0.24	0.35	0.009	0.014
D	2.90	3.10	0.114	0.122
D1	2.25	2.45	0.089	0.096
E	3.10	3.30	0.122	0.130
E1	2.90	3.10	0.114	0.122
E2	1.65	1.85	0.065	0.073
E3	0.56	0.58	0.022	0.023
e	0.65 BSC		0.026 BSC	
K	0.475	0.775	0.019	0.031
L	0.30	0.50	0.012	0.020



IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.